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Abstract--This paper investigates the electromagnetic 
interference (EMI) emission in three-level active neutral-
point-clamped (3L-ANPC) silicon carbide (SiC) inverter. 
Four typical modulation schemes of 3L-ANPC inverter are 
considered. An EMI model is established by including all the 
system parasitics and noise sources. Based on this model, a 
comparison of different modulation schemes on EMI 
emission is carried out. Simulations are performed in a case 
study to confirm the theoretical expectations. 
 
Index Terms--3L-ANPC, EMI, modulation scheme, SiC. 
I.  INTRODUCTION 
The recent evolution of photovoltaic (PV) panel has 
raised its open-circuit voltage from 1000 V to 1500 V [1]–
[3]. A higher DC input voltage can lower power losses in 
DC transmission cables, which is an impending trend in 
next-generation PV inverters [4], [5]. At such a voltage 
level, the three-level neutral-point-clamped (3L-NPC) 
topology is the most promising option due to its low device 
stress [6]. The conventional 3L-NPC topology adopts two 
diodes to clamp the neutral point, which is called the three-
level diode neutral-point-clamped (3L-DNPC) [7]. To 
solve the uneven loss and voltage stress distribution in the 
3L-DNPC topology, the three-level active neutral-point-
clamped (3L-ANPC) topology is proposed by replacing 
clamping diodes with active switches [8], [9]. 
Besides the topology, the selection of power devices is 
also important in PV inverters. Recently, the new 
generation of power devices based on silicon carbide (SiC) 
has drawn more and more attention [10], [11]. As a wide 
bandgap material, SiC has several superior properties in 
comparison with the traditional silicon material, e.g., 
higher thermal conductivity, breakdown field, and energy 
gap level [12]–[14]. These super properties enable a fast 
switch transition and a high switching frequency, which 
push the PV inverters toward high efficiency and high 
power density, but on the other hand, generate more 
electromagnetic interference (EMI) noises [15], [16]. 
Moreover, with the high 1500-V input voltage, the EMI 
issue becomes especially challenging. 
This paper investigates the EMI emission in three-phase 
3L-ANPC SiC PV inverter. The four typical modulation 
schemes of 3L-ANPC inverter are reviewed, and their 
impacts on EMI noise sources are analyzed. An EMI 
model that accounts for all the parasitics and noise sources 
is constructed. Based on this model, a comparative 
analysis of different modulation schemes on EMI emission 
is carried out. A case study is presented, and simulation 
results are provided to verify the theoretical analysis. 
II.  MODULATION SCHEMES OF 3L-ANPC INVERTER 
Fig. 1(a) shows a three-phase 3L-ANPC PV inverter 
feeding into the grid. SiC MOSFETs S1 – S6 and their 
antiparallel diodes are adopted to form the inverter phase 
leg. An LCL filter is employed at the inverter output due to 
its superior harmonic attenuating ability [17]–[22]. L1 is 
the inverter-side inductor, C is the filter capacitor, and L2 
is the grid-side inductor. A line impedance stabilization 
network (LISN) provides the specified impedance at the 
testing terminal. In the LISN, RLN = 50 Ω, LLN = 50 µH, 
CLN1 = 1 µF, and CLN2 = 0.1 µF. CP1 – CP6 are the parasitic 
capacitors of SiC MOSFETs and their antiparallel diodes. 
Cs is the dc bus stray capacitor. 
In the 3L-ANPC inverter, there are two neutral current 
paths, which are the upper path formed by S5 & S2 and their 
antiparallel diodes and the lower path formed by S6 & S3 
and their antiparallel diodes. These two current paths 
provide alternatives to clamp the neutral point n [23]. The 
neutral current can flow through any of the upper path, the 
lower path, or both of them, which leads to different 
modulation schemes consequently, as shown in Fig. 2. 
A.  Scheme I: DNPC Modulation 
The DNPC modulation, as its name implies, is to 
control the ANPC inverter as the DNPC one by keeping 
the two clamping switches S5 and S6 OFF constantly. The 
gate signals for S1 – S6 in a line cycle are generated with 
the phase disposition method, as shown in Fig. 2(a). It is 
clear to see that S1 is switched in complementary with S3, 
and S2 and S4 follow the same manner. Each complementary 
switch (S1 – S4) is modulated at high switching frequency 
in half line cycle and remains constant in the other half. 
During the neutral state, where S2 and S3 are ON, the neutral 
current path is determined by the load current direction. 
B.  Scheme II: ANPC Modulation With Same-Side Clamping 
With the ANPC modulation, the neutral current path 
can be intentionally configured, which allows more 
possibilities in the modulation schemes. One method is 
called “same-side clamping”, which means to use the 
upper neutral path for the top cell commutation and the 
lower neutral path for the bottom cell commutation. Its 
gate signals are given in Fig. 2(b), where three pairs of  
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Fig. 1. A three-phase 3L-ANPC SiC inverter with an LCL filter. 
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Fig. 2. Modulation schemes of 3L-ANPC inverter. (a) Scheme I: DNPC modulation. (b) Scheme II: ANPC modulation with same-side clamping. (c) 
Scheme III: ANPC modulation with opposite-side clamping. (d) Scheme IV: ANPC modulation with full-path clamping. 
complementary switches, i.e., S1 and S5, S2 and S3, and S4 
and S6, can be observed. The outer switches S1 & S4 and 
the clamping switches S5 & S6 are modulated at high 
switching frequency in half line cycle and remains 
constant in the other half. The inner switches S2 & S3 are 
switched at only the line frequency. 
C.  Scheme III: ANPC Modulation With Opposite-Side 
Clamping 
On the contrary, we can use the lower neutral path for 
the top cell commutation and the upper neutral path for the 
bottom cell commutation, which is called “opposite-side 
clamping”. As shown in Fig. 2(c), the same complementary 
switch pairs exist, but the switching patterns are quite 
different. Only the inner switches S2 & S3 are modulated at 
high switching frequency. The outer switches S1 & S4 and 
the clamping switches S5 & S6 are all switched at line 
frequency. 
D.  Scheme IV: ANPC Modulation With Full-Path Clamping 
Besides using only one current path during the neutral 
states, the upper path and the lower path can be used 
together, which is called “full-path clamping” [24]. The 
two paralleled current paths can reduce the on-state  
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Fig. 3. EMI noise sources in one phase leg of the 3L-ANPC inverter. 
resistance and thus the conduction loss during the neutral 
states. This benefit is especially appealing when SiC 
MOSFETs are used, since they have excellent current 
sharing capabilities. As shown in Fig. 2(d), S3 is switched 
in the same pattern with S5 but in complementary with S1, 
and S2 is switched in the same pattern with S6 but in 
complementary with S4. The inner switches S2 & S3 and the 
clamping switches S5 & S6 are all turned ON during the 
neutral states. 
III.  EMI MODELING OF 3L-ANPC INVERTER 
In the 3L-ANPC inverter, there are three voltage 
changing (dv/dt) nodes in each phase leg, i.e., the midpoint 
of phase leg (a, b, and c), the midpoint of upper cell (a1, b1, 
and c1), and the midpoint of bottom cell (a2, b2, and c2). 
Usually, only the dv/dt at the midpoint of phase leg is 
considered as the EMI noise source. However, recent 
analysis in 3L-DNPC topology finds that the other two 
dv/dt nodes also contribute to the EMI noise [25]. As 
discussed above, the 3L-DNPC is just a special case of the 
3L-ANPC. With various modulation schemes, the EMI 
emission in the 3L-ANPC inverter will be much more 
complicated. 
To illustrate, a single phase leg of the 3L-ANPC inverter 
is extracted. Fig. 3 shows the equivalent circuit of phase 
leg A. The dc link is treated as a short circuit due to its 
constant dc voltage. The three dv/dt at points a, a1, and a2 
are denoted by three voltage sources van, va1n, and va2n, 
respectively. Combining the counterparts of phase B and 
phase C, and separating the common mode (CM) and the 
differential mode (DM) noises, three-phase EMI models of 
the 3L-ANPC inverter can be obtained, as shown in Figs. 
4(a) and (b), where the LISN is simplified as a pure resistor 
RLN, and the CM and DM noise sources are expressed as 
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Cn is the total parasitic capacitor connected to the dc bus 
and the neutral point n, which is expressed as 
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Fig. 4. EMI model of three-phase 3L-ANPC inverter. (a) CM. (b) DM. 
n s p1 p3 p62 3 3 3C C C C C    . (3) 
From the analysis in Section II, it can be found that the 
modulation schemes only change the neutral current path, 
but do not affect the voltage output in each phase leg, 
which means that van, vbn, and vcn stay unchanged for 
different modulation schemes. Consequently, vCM and vDM 
will keep the same according to (1) and (2). However, vCM1 
and vCM2 do not follow this manner. As shown in Fig. 3, 
vCM1 (va1n) and vCM2 (va2n) are determined by the switching 
patterns of S1 and S4, respectively, which according to Fig. 
2, may vary with different modulation schemes. Therefore, 
it is necessary to evaluate the impacts of modulation 
schemes on EMI noise sources. 
IV.  IMPACTS OF MODULATION SCHEMES 
ON EMI EMISSION 
From Fig. 2, it can be found that the switching patterns 
of S1 and S4 stay unchanged for Scheme I, Scheme II, and 
Scheme IV. Thus, vCM1 and vCM2 will also stay unchanged 
for these three modulation schemes. However, in Scheme 
III, S1 and S4 are switched complementarily at line 
frequency, which means they will not generate EMI noises, 
i.e., vCM1 = vCM2 = 0. 
For Scheme I, Scheme II, and Scheme IV, the 
relationships among vCM1, vCM2, and vCM can be further 
identified. Taking Scheme I as a case, the following 
equation can be obtained due to the complementary 
switching of S1 and S3 (S2 and S4). 
a1n an a2n CM1 CM2 CM  v v v v v v     . (4) 
Due to the symmetric circuit in each phase leg, CP2 ≈ 
CP5. Under this condition, the CM noise model in Fig. 4(a) 
can be further simplified. Specifically, for Scheme I, 
Scheme II, and Scheme IV, the two paralleled CM 
branches of vCM1 and vCM2 can be combined into one, where 
the equivalent noise source is (vCM1 + vCM2)/2 = vCM/2, and 
the equivalent CM capacitance is the summation of 3CP2 
and 3CP5, i.e., 3CP2 + 3CP5 ≈ 6CP2, as shown in Fig. 5(a). 
For Scheme III, the noise sources vCM1 and vCM2 can be 
removed as vCM1 = vCM2 = 0. At one moment, either 3CP2 
or 3CP5 is connected to the neutral point due to the 
complementary switching of S1 and S4. Here, it is 
represented by 3CP2, as shown in Fig. 5(b). 
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Fig. 5. Simplified CM EMI model. (a) Scheme I, Scheme II, and Scheme 
IV. (b) Scheme III. 
TABLE I 
SYSTEM PARAMETERS IN CASE STUDY 
Parameter Symbol Value Parameter Symbol Value 
DC voltage 
(nominal) 
Vdc 1140 V 
Inverter-side 
inductor 
L1 250 μH 
Grid voltage 
(RMS) 
Vg(LL) 600 V 
Grid-side 
inductor 
L2 40 μH 
Output 
power 
P0 12 kW 
Filter 
capacitor 
C 5 μF 
Fundamental 
frequency 
f0 50 Hz 
Switching 
frequency 
fsw 48 kHz 
Although there are two equivalent CM noise sources in 
Fig. 5(a), i.e., vCM and vCM/2, their impacts on the EMI 
emission are opposite. As indicated by the lines with 
arrow, the CM currents generated by these two noise 
sources are partly cancelled out at the testing terminal, 
which helps to reduce the CM EMI noise measured by 
LISN. Therefore, it can be concluded that: 
 The CM EMI emission is the same for Scheme I, 
Scheme II, and Scheme IV, which is lower than that 
in Scheme III. 
 The DM EMI emission is the same for the four 
modulation schemes. 
V.  CASE STUDY 
To verify the theoretical analysis, a case study is presented 
in this section. The system parameters are listed in Table 
I. For the PV inverter, the maximum DC input voltage is 
1500 V, and there is a DC voltage operating range around 
a nominal value, which is set as Vdc = 1140 V. 
The LCL filter is designed with well-known constraints 
[17], [22]. Specifically, L1 = 250 μH is obtained for an 
average current ripple of 23% of the rated peak current, C 
= 5 μF is designed to limit the reactive power to 5% of the 
rated output power, and L2 = 40 μH is set to attenuate the 
switching harmonics to 0.3% of the rated peak current. 
Figs. 6 and 7 give the measured EMI noise spectra at 
the testing terminal. For the CM noise, as shown in Fig. 6, 
almost the same spectra are obtained for Scheme I, Scheme 
II, and Scheme IV, and they are nearly 20 dB lower than 
that in Scheme III. For the DM noise, as shown in Fig. 7, 
the same spectra are observed for the four modulation 
schemes. Simulation results verify the theoretical analysis. 
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Fig. 6. Measured CM EMI noise spectra by LISN. (a) Scheme I. (b) 
Scheme II. (c) Scheme III. (d) Scheme IV. 
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Fig. 7. Measured DM EMI noise spectra by LISN. (a) Scheme I. (b) 
Scheme II. (c) Scheme III. (d) Scheme IV. 
VI.  CONCLUSIONS 
In this paper, EMI modeling of the 3L-ANPC SiC 
inverter has been studied under different modulation 
schemes. It reveals that the CM noise is the same for 
DNPC modulation, ANPC modulation with same-side 
clamping, and ANPC modulation with full-path clamping, 
which is lower than that in ANPC modulation with 
opposite-side clamping. While the DM noise is the same 
for all the four modulation schemes. Simulation results 
from a case study verify the theoretical analysis. 
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